
7534 Group
Rev.3.00 Oct 23, 2006 page 27 of 53
REJ03B0099-0300
Fig. 30 Structure of serial I/O1-related registers (4)
USB sequence bit initialization register
(INISQ1: address 0026
16
)
A sequence bit of endpoint 1 is initialized.
CPU read: Disabled
CPU write: Dummy
Hardware read: Not used
Hardware write: Not used
b7 b0
b7 b0
b7 b0
b7 b0
USB control register
(USBCON: address 0027
16
)
Not used (return “1” when read)
USBV
REFOUT output valid flag
0: Output off
1: Output on
Remote wake up request flag
0: No request
1: Remote wake up request
CPU read: Disabled
CPU write: Set/Clear
Hardware read: Used
Hardware write: Not used
CPU read: Disabled
CPU write: Set
Hardware read: Used
Hardware write: Clear
UART status register
(UARTSTS: address 0019
16
)
Transmit buffer empty flag
0: Buffer full
1: Buffer empty
Receive buffer full flag
0: Buffer empty
1: Buffer full
Transmit shift register shift completion flag
0: Transmit shift in progress
1: Transmit shift completed
Overrun error flag
0: No error
1: Overrun error
Parity error flag
0: No error
1: Parity error
Framing error flag
0: No error
1: Framing error
Summing error flag
0: No error
1: Summing error
Not used (returns “1” when read)
CPU read: Enabled
CPU write: Disabled
Hardware read: Not used
Hardware write: Set/Clear
Baud rate generator
(BRG: address 001C
16
)
This register is valid only when selecting the UART mode.
A baud rate value is set.
CPU read: Disabled
CPU write: Set/Clear
Hardware read: Used
Hardware write: Not used
CPU read: Enabled
CPU write: Clear
Hardware read: Not used
Hardware write: Set
Comentarios a estos manuales