
34
R01DS0148EJ0102
Data Sheet
Chapter 7 Peripherals specification
7.6 Timer timing
Table 7-1 Timer timing
Parameter Symbol Condition
Ratings
Unit
Min Typ Max
TAUBnI input High level
width
tTBIH n=0-1
a
,
b
a)
With digital noise filter enabled: 2, 3, 4 or 5 x Tsamp + 20 (Tsamp shows sampling period specified in Noise
filter macro. More than 1 PCLK width of Timer macro must be kept regarding DNF pass through pulse width.
b)
With digital noise filter disabled: 1xtSYNC+20 ( tSYNC: 1 PCLK of Timer macro)
--ns
TAUBnI input Low level
width
tTBIL n=1
a,b
--ns
TAUJnI input High level
width
tTJIH n=0 300 - - ns
TAUJnI input Low level
width
tTJIL n=0 300 - - ns
TAUBnO output cycle tTBCYK - - 20 MHz
TAUJnO output cycle tTJCYK - - 20 MHz
TAUBnI
TAUJnI
tTBIH t
TBIL
tTJIH
tTJIL
tTBCYK
tTJCYK
TAUBnO
TAUJnO
Comentarios a estos manuales