
R8C/14 Group, R8C/15 Group 16. A/D Converter
Rev.2.10 Jan 19, 2006 Page 173 of 253
REJ09B0164-0210
Figure 16.4 ADCON0 and ADCON1 Registers in One-Shot Mode
A/D Control Register 0
(1)
Symbol Address After Reset
ADCON0 00D6h 00000XXXb
Bit Symbol Bit Name Function RW
NOTES :
1.
2.
3.
4.
When changing A/D operation mode, set the analog input pin again.
Set øAD frequency to 10MHz or below .
CKS0
Frequency Select Bit 0 [When CKS1 in ADCON1 register = 0]
0 : Select f4
1 : Select f2
[When CKS1 in ADCON1 register = 1]
0 : Select f1
(4)
1 : Do not set
RW
If the ADCON0 register is rew ritten during A/D conversion, the conversion result is indeterminate.
CH0 to CH2 bits are enabled when the ADGSEL0 bit is set to “1”. After setting the ADGSEL0 bit to “1”, write to the
CH0 to CH2 bits.
ADST
A/D Conversion Start Flag 0 : Disables A/D conversion
1 : Starts A/D conversion
RW
ADCAP
A/D Conversion Automatic
Start Bit
0 : Starts in software trigger (ADST bit)
1 : Starts in capture (requests Timer Z interrupt)
RW
0 : One-shot mode
RW
RW
ADGSEL0 RW
A/D Input Group Select Bit 0 : Disabled
1 : Enabled (AN8 to AN11)
CH1 RW
CH0
CH2 RW
Analog Input Pin Select
Bit
(2)
b2 b1 b0
1 0 0 : AN8
1 0 1 : AN9
1 1 0 : AN10
1 1 1 : AN11
Other than above : Do not set
MD
A/D Operation Mode Select
Bit
(3)
b7 b6 b5 b4
10
b3 b2 b1 b0
1
A/D Control Register 1
(1)
Symbol Address After Reset
ADCON1
00D7h 00h
Bit Symbol Bit Name Function RW
NOTES :
1.
2. When the VCUT bit is set to “1”(connected) from “0” (not connected), w ait for 1µs or more before starting
A/D conversion.
b3 b2
VCUT
b1 b0
00
Refer to a description of the CKS0 bit in the
ADCON0 register function
b7 b6 b5 b4
—
(b2-b0)
001 0
BITS RW
If the ADCON1 register is rewritten during A/D conversion, the conversion result is indeterminate.
CKS1 RW
RW
RW
—
(b6-b7)
Reserved Bit
Vref Connect Bit
(2)
RW
Set to “0”
Frequency Select Bit 1
1 : Vref connected
Reserved Bit Set to “0”
8/10-bit Mode Select Bit 0 : 8-bit mode
1 : 10-bit mode
Comentarios a estos manuales