Renesas SuperH SH7600 Series Información técnica descargar pdf (Pagina 17)

2.2.2

Break Condition Functions

In addition to BREAKPOINT functions, the emulator has Break Condition functions. Three types

of conditions can be set under Break Condition 1, 2, 3. Table 2.4 lists these conditions of Break

Condition.

Table 2.4 Types of Break Conditions

Break Condition Type Description

Address bus condition (Address) Breaks when the SH7618 address bus value or the program

counter value matches the specified value.

Data bus condition (Data) Breaks when the SH7618 data bus value matches the

specified value. Byte, word, or longword can be specified as

the access data size.

Bus state condition

(Bus State)

There are two bus state condition settings:

Read/Write condition: Breaks when the SH7618 RD or

RDWR signal level matches the specified condition.

Bus state condition: Breaks when the operating state in an

SH7618 bus cycle matches the specified condition.

Types of buses that can be specified are listed below.

• L-bus (CPU-ALL): Indicates an instruction fetch and data

access, including a hit to the cache memory.

• L-bus (CPU-Data): Indicates a data access by the CPU,

including a hit to the cache memory.

•

I-bus (CPU.DMA): Indicates a CPU cycle when the

cache memory is not hit, and a data access by the

DMA.

Internal I/O break condition Breaks when the SH7618 accesses the internal I/O.

Count Breaks when the conditions set are satisfied the specified

number of times.

Note: When U-RAM is accessed from the P0 space, the I-bus must be selected, and when

accessed from the P2 space, the L-bus must be selected. When cache fill cycle is acquired,

the I-bus must be selected.

1 2 ... 12 13 14 15 16 17 18 19 20 21 22

Sin comentarios

Renesas SuperH SH7600 Series Información técnica Pagina 17