search

Renesas PCA4738L-64A Información técnica Pagina 77

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 82
  • Tabla de contenidos
  • MARCADORES
    • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 76
74
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
3822 Group
MITSUBISHI MICROCOMPUTERS
(VCC = 4.0 to 5.5 V, VSS = 0 V, Ta = –20 to 85 °C, unless otherwise noted)
Notes1: When the P45/TXD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is “0”.
2: X
OUT and XCOUT pins are excluded.
Serial I/O clock output “H” pulse width
Serial I/O clock output “L” pulse width
Serial I/O output delay time (Note 1)
Serial I/O output valid time (Note 1)
Serial I/O clock output rising time
Serial I/O clock output falling time
CMOS output rising time (Note 2)
CMOS output falling time (Note 2)
140
30
30
30
30
Symbol Parameter
Limits
Min.
ns
ns
ns
ns
ns
ns
ns
ns
Unit
tC (SCLK)/2–30
tC (SCLK)/2–30
–30
10
10
Typ. Max.
twH(SCLK)
twL(SCLK)
td(SCLK–TXD)
tv(SCLK–TXD)
tr(SCLK)
tf(SCLK)
tr(CMOS)
tf(CMOS)
(VCC = 2.0 to 4.0 V, VSS = 0 V, Ta = –20 to 85 °C, unless otherwise noted)
ns
ns
ns
ns
ns
ns
ns
ns
Unit
Notes1: When the P45/TXD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is “0”.
2: X
OUT and XCOUT pins are excluded.
Serial I/O clock output “H” pulse width
Serial I/O clock output “L” pulse width
Serial I/O output delay time (Note 1)
Serial I/O output valid time (Note 1)
Serial I/O clock output rising time
Serial I/O clock output falling time
CMOS output rising time (Note 2)
CMOS output falling time (Note 2)
350
50
50
50
50
Symbol Parameter
Limits
Min.
tC (SCLK)/2–50
tC (SCLK)/2–50
–30
20
20
Max.
twH(SCLK)
twL(SCLK)
td(SCLK–TXD)
tv(SCLK–TXD)
tr(SCLK)
tf(SCLK)
tr(CMOS)
tf(CMOS)
Typ.
Fig. 52 Circuit for measuring output switching characteristics
Table 55 Switching characteristics 1 (H version)
Table 56 Switching characteristics 2 (H version)
M
e
a
s
u
r
e
m
e
n
t
o
u
t
p
u
t
p
i
n
1
0
0
p
F
C
M
O
S
o
u
t
p
u
t
N
ote:
Wh
en
bi
t 4 o
f
t
h
e
UART
contro
l
reg
i
ster
(address 001B
16
) is “1”. (N-channel open-
drain output mode)
N
-c
h
anne
l
open-
d
ra
i
n output
(N
ote
)
1
k
Ω
1
0
0
p
F
M
easurement output p
i
n
Vista de pagina 76
1 2 ... 72 73 74 75 76 77 78 79 80 81 82

Comentarios a estos manuales

Sin comentarios
Relacionado con productos y manuales para Procesadores Renesas PCA4738L-64A
Procesadores Renesas QFP-144 Manual de usuario   (16 paginas)
Procesadores Renesas PCA4738L-64A Información técnica   (113 paginas)
  • Labelmate Batavia American Water Heater LifeSource ECM
  • OKI Multifuncionales Leupold De medición, control y control ADTRAN Los conmutadores de red Furman Sound Grabadores de vídeo digital (dvr) Swan Hervidores eléctricos
  • Netgear WPN311 Samsung 520DX Sony CMT-L7HD Sony KDL-50EX645 Samsung SM-P550
  • Samsung CE2777N Manual de usuario Electrolux OOC551NX Manual de usuario Electrolux EHS60040P Manual de usuario Sharp SJ-P59M Manual de usuario Liebherr LHM 180 Manual de usuario