Renesas PCA4738F-80A Manual de usuario Pagina 38

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 64
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 37
37
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
38C3 Group
X
IN
X
OUT
External oscillation circuit
V
CC
V
SS
open
X
CIN
X
COUT
C
CIN
C
COUT
Rf
Rd
XCIN XCOUT XIN XOUT
CIN
COUT
CCIN
CCOUT
Rf
Rd
CLOCK GENERATING CIRCUIT
The 38C3 group has two built-in oscillation circuits. An oscillation
circuit can be formed by connecting a resonator between X
IN and
X
OUT (XCIN and XCOUT). Use the circuit constants in accordance with
the resonator manufacturer's recommended values. No external re-
sistor is needed between X
IN and XOUT since a feedback resistor
exists on-chip. However, an external feedback resistor is needed be-
tween X
CIN and XCOUT.
Immediately after power on, only the X
IN oscillation circuit starts os-
cillating, and X
CIN and XCOUT pins function as I/O ports.
Frequency control
(1) Middle-speed mode
The internal system clock is the frequency of XIN divided by 8. After
reset, this mode is selected.
(2) High-speed mode
The internal system clock is the frequency of XIN divided by 2.
(3) Low-speed mode
The internal system clock is the frequency of XCIN divided by 2.
Notes on clock generating circuit
If you switch the mode between middle/high-speed and low-speed,
stabilize both X
IN and XCIN oscillations. The sufficient time is required
for the sub clock to stabilize, especially immediately after power on
and at returning from stop mode. When switching the mode between
middle/high-speed and low-speed, set the frequency on condition
that f(X
IN) > 3f(XCIN).
Oscillation control
(1) Stop mode
If the STP instruction is executed, the internal system clock stops at
an “H” level, and X
IN and XCIN oscillators stop. Timer 1 is set to “FF16
and timer 2 is set to “01
16.”
Either X
IN divided by 16 or XCIN divided by 16 is input to timer 1 as
count source, and the output of timer 1 is connected to timer 2. The
bits of the timer 12 mode register are cleared to “0.” Set the interrupt
enable bits of the timer 1 and timer 2 to disabled (“0”) before execut-
ing the STP instruction. Oscillator restarts when an external interrupt
is received, but the internal system clock is not supplied to the CPU
until timer 2 underflows. This allows time for the clock circuit oscilla-
tion to stabilize.
(2) Wait mode
If the WIT instruction is executed, the internal system clock stops at
an “H” level. The states of X
IN and XCIN are the same as the state
before executing the WIT instruction. The internal system clock re-
starts at reset or when an interrupt is received. Since the oscillator
does not stop, normal operation can be started immediately after the
clock is restarted.
Fig. 40 Ceramic resonator circuit
Fig. 41 External clock input circuit
Vista de pagina 37
1 2 ... 33 34 35 36 37 38 39 40 41 42 43 ... 63 64

Comentarios a estos manuales

Sin comentarios