Renesas SuperH SH7343 Información técnica Pagina 22

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 204
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 21
Target interface (SH7144F/SH7145F) Jun. 30, 2009 (Second Edition)
MDR connector
Signals
CPU Pin No. CPU Pin No.
SH7144F SH7145F
*2
SH7144F SH7145F
*2
Pin
No.
Signal
Input/
Output
*1
QFP-112 LQFP-144
Pin
No.
Signal
Input/
Output
*1
QFP-112 LQFP-144
1 AUDCK Input/Output 53 65/109 2 GND
3 AUDATA0 Input/Output 60 72/116 4 GND
5 AUDATA1 Input/Output 59 70/115 6 GND
7 AUDATA2 Input/Output 58 69/114 8 GND
9 AUDATA3 Input/Output 57 68/113 10 GND
11 AUDSYNC Input/Output 52 64/100 12 GND
13 AUDRST Input 56 67/111 14 GND
15 AUDMD Input 54 66/110 16 GND
17 TCK Input 89 143 18 GND
19 TMS Input 85 138 20 GND
21 TRST Input 86 139 22 GND
23 TDI Input 87 140 24 GND
25 TDO Output 88 142 26 GND
27 ASEBRKAK Output 27 35 28 GND
29 VCC
*3
Output 30 GND
31 RES Output 84 108 32 GND
33 GND 34 GND
35 N.C. 36 GND
For the pin where stated as N.C. in the table, leave the signal unconnected.
*1: Input/output is based on the target system.
*2: For SH7145F, 2 routings of AUD ports are available. Choose either of them.
*3: For VCC, connect I/O power of CPU. Debugging can be performed even if the signal is N.C., however, by connecting I/O power, leak during
the target system power OFF can be prevented.
Target connection reference diagram
MDR connector specifications
Recommended connector
Manufacturer 3M
Model 10236-52A2JL
(Top view on the target board)
(Side view on the target board)
(Pin Configuration)
(For detailed dimensions of the connector,
refer to the documentation by manufacturer of the connector.)
*Please look at the pin configuration diagram above and make
sure that the connector is in the right direction before connecting.
Please check the pin number in the signal table above and make sure
the signal and the pin numbers match.
*1: To debug, DBGMD pin needs to be brought to High state.
Shown in the target connection reference diagram is the circuit that brings DBGMD pin to High state when you turn OFF the switch.
*2: RES, which is connected to Pin No. 31 of the connector for debugger, is the signal that debugger uses for monitoring the state of RES pin of
CPU.
Vista de pagina 21
1 2 ... 17 18 19 20 21 22 23 24 25 26 27 ... 203 204

Comentarios a estos manuales

Sin comentarios