Renesas H8S/2138 Series Manual Pagina 38

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 148
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 37
Microcomputer Technical Q&A
30
Q&A No.: QAH8S-026
Category: Interrupts
Subject: Interrupt Disable Timing (2)
Question
When an interrupt enable bit is cleared to 0 in the IRQ enable register (IER), is the interrupt
disabled immediately?
Answer
The interrupt is disabled after execution of the instruction that clears the interrupt enable bit to 0.
If an interrupt request is generated during execution of the 0-clearing instruction, since the request
signal is cleared in the same way as the enable bit, the interrupt request will not be accepted after
execution of the instruction. However, since the IRQn flag is held, the interrupt request will be
accepted if the corresponding interrupt enable bit is then set to 1.
Applicable Products
Applicability Series Applicability Series Applicability Series
Yes Entire H8S Series H8S/2655 H8S/2350
H8S/2355 H8S/2357 H8S/2345
H8S/2245 H8S/2148 H8S/2144
H8S/2138 H8S/2134 H8S/2128
H8S/2124
Vista de pagina 37
1 2 ... 33 34 35 36 37 38 39 40 41 42 43 ... 147 148

Comentarios a estos manuales

Sin comentarios