
Microcomputer Technical Q&A
47
Q&A No.: QAH8S-039
Category: Bus Controller
Subject: External Bus states during CPU Operation
Questions
1. What is the state of the external buses during CPU internal processing?
2. What is the state of the external buses after DREQ acceptance?
3. What is the state of the external buses after BREQ acceptance?
Answer
The states in cases 1 to 3 are summarized in the table below.
Bus States during CPU Operation
No. Bus State Address Bus Data Bus
1 During CPU internal processing Held High impedance
2 After DREQ acceptance DMA address DMA data
3 After BREQ acceptance High impedance High impedance
Applicable Products
Applicability Series Applicability Series Applicability Series
Yes Entire H8S Series H8S/2655 H8S/2350
H8S/2355 H8S/2357 H8S/2345
H8S/2245 H8S/2148 H8S/2144
H8S/2138 H8S/2134 H8S/2128
H8S/2124 — — — —
Comentarios a estos manuales