Renesas Emulation Pod M30100T3-RPD-E Especificaciones Pagina 49

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 69
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 48
H8/300H Tiny series
H8/300H Tiny series
Notes (1): F : Flash memory version L : ROM less version M : Mask ROM version O : One time PROM version Qz : Qz ROM version : New products ★★ : Under development
H8/3687
HD6433682GXXXHJ
HD6433682XXXFZJ
HD6433682XXXHJ
HD6433682GXXXFZJE
HD6433682GXXXFZK
HD6433682GXXXHJE
HD6433682GXXXHK
HD6433682XXXFZJE
HD6433682XXXFZK
HD6433682XXXHJE
HD6433682XXXHK
HD6433683GXXXFZJ
HD6433683GXXXHJ
HD6433683XXXFZJ
HD6433683XXXHJ
HD6433683GXXXFZJE
HD6433683GXXXFZK
HD6433683GXXXHJE
HD6433683GXXXHK
HD6433683XXXFZJE
HD6433683XXXFZK
HD6433683XXXHJE
HD6433683XXXHK
HD6433682GXXXFZJ
H8/3682 H8/3683
16K 24K
3K
Yes (Closed)
H8/300H Core
62
100 (@20MHz) 125 (@16MHz) 100 (@20MHz) 125 (@16MHz)
2 circuits (System clock, Sub clock)
Yes
1/n (n=1, 8, 16, 32, 64)
Standby / Sub active (When using sub clock at 32kHz) / Sleep / Sub sleep (When using sub clock at 32kHz) / Module standby / System clock devider
Yes
Yes
Yes
Yes
Yes
––Yes
10-bit x 8
Yes
3 (RTC, TimerB1, TimerV)
2 (TimerZ)
shared with Timer Z
shared with Timer V, Timer Z
shared with Timer V, Timer Z
shared with Timer B1
shared with Timer Z
1
2
1
8
45
13
11
Yes
Yes
PLQP0064KB-A (FP-64K), PRQP0064GB-A (FP-64A)
20MHz/4.0 to 5.5V 16MHz/4.0 to 5.5V 20MHz/4.0 to 5.5V 16MHz/4.0 to 5.5V
M
–40 to 85 –40 to 85
–40
to 105
–40
to 125
–40
to 105
–40
to 125
–40
to 105
–40
to 125
–40
to 105
–40
to 125
–40
to 105
–40
to 125
–40
to 105
–40
to 125
–40
to 105
–40
to 125
–40
to 105
–40
to 125
Notes (1): F : Flash memory version L : ROM less version M : Mask ROM version O : One time PROM version Qz : Qz ROM version : New products ★★ : Under development
H8/3687
HD6433684GXXXHJ
HD6433684XXXFZJ
HD6433684XXXHJ
HD6433684GXXXFZJE
HD6433684GXXXFZK
HD6433684GXXXHJE
HD6433684GXXXHK
HD6433684XXXFZJE
HD6433684XXXFZK
HD6433684XXXHJE
HD6433684XXXHK
HD64F3684FZJ
HD64F3684GFZJ
HD64F3684GHJ
HD64F3684HJ
HD64F3684FZJE
HD64F3684FZK
HD64F3684GFZJE
HD64F3684GFZK
HD64F3684GHJE
HD64F3684GHK
HD64F3684HJE
HD64F3684HK
HD6433684GXXXFZJ
H8/3684
32K
3K 4K
Yes (Closed)
H8/300H Core
62
100 (@20MHz) 125 (@16MHz) 100 (@20MHz) 125 (@16MHz)
2 circuits (System clock, Sub clock)
Yes
1/n (n=1, 8, 16, 32, 64)
Standby / Sub active (When using sub clock at 32kHz) / Sleep / Sub sleep (When using sub clock at 32kHz) / Module standby / System clock devider
Yes
Yes
Yes
Yes
Yes
––Yes
10-bit x 8
Yes
3 (RTC, TimerB1, TimerV)
2 (TimerZ)
shared with Timer Z
shared with Timer V, Timer Z
shared with Timer V, Timer Z
shared with Timer B1
shared with Timer Z
1
2
1
8
45
13
11
Yes
Yes
Yes
PLQP0064KB-A (FP-64K), PRQP0064GB-A (FP-64A)
20MHz/4.0 to 5.5V 16MHz/4.0 to 5.5V 20MHz/4.0 to 5.5V 16MHz/4.0 to 5.5V
M F
–40 to 85 –40 to 85
–40
to 105
–40
to 125
–40
to 105
–40
to 125
–40
to 105
–40
to 125
–40
to 105
–40
to 125
–40
to 105
–40
to 125
–40
to 105
–40
to 125
–40
to 105
–40
to 125
–40
to 105
–40
to 125
Group
Part No.
Series
ROM
RAM
EEPROM (Bytes)
ROM Type
(1)
Program Security
CPU
Basic Instructions
Minimum Instruction Execution Time (ns)
Clock Generation Circuit
PLL
Subclock
On-Chip Oscillator
Oscillation Stop Detection
Frequency Divider
Power Save
Power-On Reset/POR
LVD (Low Voltage Detection)
Resolution x Channels
Sample and Hold
8-bit Timer
16-bit Timer
Input Capture
Output Compare
PWM Output
Event Counter
3-Phase Inverter Control
Clock Sync. / Clock Async.
Channels
Message Box
Input Only (Numbers)
CMOS I/O (Numbers)
High Voltage Port (Numbers)
Pull-Up Resistor
NMOS Push-Pull
On-Chip Debug
On-Board Flash Program
ROM Correction Function
Memory
CPU
Clock
Voltage Detection
A/D Converter
Timer
Watchdog Timer
Serial Interface
I
2
C-bus
SSU / Special Serial I/O
CAN
I/O Ports
External Interrupt pins
Debug Function
Other Functions
PKG Code
Operating Frequency / Supply Voltage
Operating Ambient Temperature (˚C)
Group
Part No.
Series
ROM
RAM
EEPROM (Bytes)
ROM Type
(1)
Program Security
CPU
Basic Instructions
Minimum Instruction Execution Time (ns)
Clock Generation Circuit
PLL
Subclock
On-Chip Oscillator
Oscillation Stop Detection
Frequency Divider
Power Save
Power-On Reset/POR
LVD (Low Voltage Detection)
Resolution x Channels
Sample and Hold
8-bit Timer
16-bit Timer
Input Capture
Output Compare
PWM Output
Event Counter
3-Phase Inverter Control
Clock Sync. / Clock Async.
Channels
Message Box
Input Only (Numbers)
CMOS I/O (Numbers)
High Voltage Port (Numbers)
Pull-Up Resistor
NMOS Push-Pull
On-Chip Debug
On-Board Flash Program
ROM Correction Function
Memory
CPU
Clock
Voltage Detection
A/D Converter
Timer
Watchdog Timer
Serial Interface
I
2
C-bus
SSU / Special Serial I/O
CAN
I/O Ports
External Interrupt pins
Debug Function
Other Functions
PKG Code
Operating Frequency / Supply Voltage
Operating Ambient Temperature (˚C)
MCU Selection Map
MCU Selection Map
57
Vista de pagina 48
1 2 ... 44 45 46 47 48 49 50 51 52 53 54 ... 68 69

Comentarios a estos manuales

Sin comentarios