
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
3825 Group
22
Fig. 16 Interrupt control
Fig. 17 Structure of interrupt-related registers
I
n
t
e
r
r
u
p
t
r
e
q
u
e
s
t
b
i
I
n
t
e
r
r
u
p
t
e
n
a
b
l
e
b
i
I
n
t
e
r
r
u
p
t
d
i
s
a
b
l
e
f
l
a
g
(
I
)
B
R
K
i
n
s
t
r
u
c
t
i
o
n
R
e
s
e
I
n
t
e
r
r
u
p
t
r
e
q
u
e
s
t
7
0
n
t
e
r
r
u
p
t
e
g
e
s
e
e
c
t
o
n
r
e
g
s
t
e
r
0
n
t
e
r
r
u
p
t
e
g
e
s
e
e
c
t
o
n
t
I
N
T
1
i
n
t
e
r
r
u
p
t
e
d
g
e
s
e
l
e
c
t
i
o
n
b
i
t
I
N
T
2
i
n
t
e
r
r
u
p
t
e
d
g
e
s
e
l
e
c
t
i
o
n
b
i
t
I
N
T
3
i
n
t
e
r
r
u
p
t
e
d
g
e
s
e
l
e
c
t
i
o
n
b
i
t
N
o
t
u
s
e
d
(
r
e
t
u
r
n
“
0
”
w
h
e
n
r
e
a
d
)
: a
ress 003
16
n
t
e
r
r
u
p
t
r
e
q
u
e
s
t
r
e
g
s
t
e
r
1
0
n
t
e
r
r
u
p
t
r
e
q
u
e
s
t
t
I
N
T
1
i
n
t
e
r
r
u
p
t
r
e
q
u
e
s
t
b
i
t
S
e
r
i
a
l
I
/
O
r
e
c
e
i
v
e
i
n
t
e
r
r
u
p
t
r
e
q
u
e
s
t
b
i
t
S
e
r
i
a
l
I
/
O
t
r
a
n
s
m
i
t
i
n
t
e
r
r
u
p
t
r
e
q
u
e
s
t
b
i
t
T
i
m
e
r
X
i
n
t
e
r
r
u
p
t
r
e
q
u
e
s
t
b
i
t
T
i
m
e
r
Y
i
n
t
e
r
r
u
p
t
r
e
q
u
e
s
t
b
i
t
T
i
m
e
r
2
i
n
t
e
r
r
u
p
t
r
e
q
u
e
s
t
b
i
t
T
i
m
e
r
3
i
n
t
e
r
r
u
p
t
r
e
q
u
e
s
t
b
i
t
n
t
e
r
r
u
p
t
c
o
n
t
r
o
r
e
g
s
t
e
r
1
0
n
t
e
r
r
u
p
t
e
n
a
e
t
I
N
T
1
i
n
t
e
r
r
u
p
t
e
n
a
b
l
e
b
i
t
S
e
r
i
a
l
I
/
O
r
e
c
e
i
v
e
i
n
t
e
r
r
u
p
t
e
n
a
b
l
e
b
i
t
S
e
r
i
a
l
I
/
O
t
r
a
n
s
m
i
t
i
n
t
e
r
r
u
p
t
e
n
a
b
l
e
b
i
t
T
i
m
e
r
X
i
n
t
e
r
r
u
p
t
e
n
a
b
l
e
b
i
t
T
i
m
e
r
Y
i
n
t
e
r
r
u
p
t
e
n
a
b
l
e
b
i
t
T
i
m
e
r
2
i
n
t
e
r
r
u
p
t
e
n
a
b
l
e
b
i
t
T
i
m
e
r
3
i
n
t
e
r
r
u
p
t
e
n
a
b
l
e
b
i
t
0
:
o
n
t
e
r
r
u
p
t
r
e
q
u
e
s
t
s
s
u
e
1
:
I
n
t
e
r
r
u
p
t
r
e
q
u
e
s
t
i
s
s
u
e
d
1
:
a
r
e
s
s
0
0
3
1
6
1
:
a
r
e
s
s
0
0
3
1
6
n
t
e
r
r
u
p
t
r
e
q
u
e
s
t
r
e
g
s
t
e
r
2
0
nterrupt request
t
CNTR
1
interrupt request bit
Timer 1 interrupt request bit
INT
2
interrupt request bit
INT
3
interrupt request bit
Key input interrupt request bit
ADT/AD conversion interrupt request bit
Not used (returns “0” when read)
2
:
a
r
e
s
s
0
0
3
1
6
nterrupt contro
reg
ster 2
0
n
t
e
r
r
u
p
t
e
n
a
e
t
C
N
T
R
1
i
n
t
e
r
r
u
p
t
e
n
a
b
l
e
b
i
t
T
i
m
e
r
1
i
n
t
e
r
r
u
p
t
e
n
a
b
l
e
b
i
t
I
N
T
2
i
n
t
e
r
r
u
p
t
e
n
a
b
l
e
b
i
t
I
N
T
3
i
n
t
e
r
r
u
p
t
e
n
a
b
l
e
b
i
t
K
e
y
i
n
p
u
t
i
n
t
e
r
r
u
p
t
e
n
a
b
l
e
b
i
t
A
D
T
/
A
D
c
o
n
v
e
r
s
i
o
n
i
n
t
e
r
r
u
p
t
e
n
a
b
l
e
b
i
t
N
o
t
u
s
e
d
(
r
e
t
u
r
n
s
“
0
”
w
h
e
n
r
e
a
d
)
(
D
o
n
o
t
w
r
i
t
e
“
1
”
t
o
t
h
i
s
b
i
t
)
0
:
n
t
e
r
r
u
p
t
s
s
a
e
1
:
I
n
t
e
r
r
u
p
t
s
e
n
a
b
l
e
d
2 : a
ress 003
16
0
:
a
n
g
e
g
e
a
c
t
v
e
1
:
R
i
s
i
n
g
e
d
g
e
a
c
t
i
v
e
7
0
7
0
7
0
7
0
■Notes on interrupts
When setting the followings, the interrupt request bit may be set to
“1”.
•When setting external interrupt active edge
Related register: Interrupt edge selection register (address 3A
16)
Timer X mode register (address 27
16)
Timer Y mode register (address 28
16)
•When switching interrupt sources of an interrupt vector address
where two or more interrupt sources are allocated
Related register: A-D control regsiter (address 34
16)
When not requiring for the interrupt occurrence synchronized with
these setting, take the following sequence.
➀Set the corresponding interrupt enable bit to “0” (disabled).
➁Set the interrupt edge select bit or the interrupt source select bit
to “1”.
➂Set the corresponding interrupt request bit to “0” after 1 or more
instructions have been executed.
➃Set the corresponding interrupt enable bit to “1” (enabled).
Comentarios a estos manuales