Renesas M3062PT2-EPB Manual de usuario Pagina 85

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 104
  • Tabla de contenidos
  • SOLUCIÓN DE PROBLEMAS
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 84
M3062PT2-EPB User’s Manual 4. Hardware Specifications
R20UT0211EJ0300 Aug 16, 2012 Page 85 of 104
Rev.3.00
IMPORTANT
Notes on Pullup Control:
Because this product emulates some I/O ports (P0 to P5, P10), you can not pullup ports P0 to P5 by the pullup
control registers, Install the included resistor arrays (51 k) as necessary.
The initial value of pullup control register 1 PUR1 of this product is different from that of an actual MCU.
When a Vcc level is input to pin CNVss, the value of an actual MCU is “02h” (bit 1 PU11 is “1”), while that of
this product is “00h”.
Note on Setting "1" to Protect Bit 2 (PCR2) with Sub Clock:
When the CPU clock is set to the sub-clock (low-speed mode or low power dissipation mode), even if you
enable the PRC2 bit, writing to the register protected by the PRC2 bit (PD9, S3C and S4C) cannot be done
properly. When you enable the PRC2 bit and write to the register protected by the PRC2 (PD9, S3C and S4C),
do not set the CPU clock to the sub-clock.
Note on Setting "1" to Protect Bit 2 (PRC2) in Division by 2 Mode:
Under the following conditions, even if you enable the PRC2 bit, writing to the register protected by the PRC2
bit (PD9, S3C and S4C) cannot be done properly.
(1) Between when stop mode is released and when a hardware reset is executed
(2) Between when low power dissipation mode is enabled and when a hardware reset is executed
Therefore, if the condition (1) or (2) applies, when you enable the PRC2 bit and write to the register protected
by the PRC2 (PD9, S3C and S4C), do not set the CPU clock to the main clock in division by 2 mode.
Note on the Input Thresholds for the Pins P1_5/D13/INT3, P1_6/D14/INT4 and P1_7/D15/INT5
With this product, regarding pins P1_5/D13/INT3, P1_6/D14/INT4 and P1_7/D15/INT5, a device which port
or data bus inputs to and a device which INT interrupt inputs to are different as follows:
Device which port or data bus inputs to: Port emulation FPGA (input level: TTL)
Device which INT interrupt inputs to: Evaluation MCU for emulating peripheral functions (input level:
CMOS Schmidt)
Therefore, the port input level can be read as “H” immediately after an INT interrupt (falling), and the port input
level can be read as “H” immediately before an INT interrupt (rising).
Notes on Debugging the M16C/30P Group MCUs:
An M16C/62P Group MCU is used as an evaluation MCU for this product. An initial value of the internal
reserved area expansion bit (PM13) for the M16C/62P Group is different from that for the M16C/30P Group.
(1) An initial value of the internal reserved area expansion bit (PM13) for the M16C/62P Group: 1
(2) An initial value of the internal reserved area expansion bit (PM13) for the M16C/30P Group: undefined
Note on Final Evaluation:
Be sure to evaluate your system with an evaluation MCU. Before starting mask production, evaluate your
system and make final confirmation with a CS (Commercial Sample) version MCU.
Vista de pagina 84
1 2 ... 80 81 82 83 84 85 86 87 88 89 90 ... 103 104

Comentarios a estos manuales

Sin comentarios