Peripherals
■ LCD Controller
• From 16x1 to 800x600 pixels
(SVGA) can be supported
• 1/2/4/6/8/16 bpp (bit per pixel)
with 18-bit color pallet
• 1/2/4 bpp grayscale
• 8-bit frame rate controller
• Supports data formats for
STN/dual-STN/TFT panels
(8/12/16/18-bit bus width)
• Supports variations of the burst
length in reading from the
synchronous DRAM to achieve
high data-read speeds
• Supports inversion of the output
signal, if necessary, to match the
LCD panel’s signal polarity
• Hardware-rotation mode is
included to support the use of
landscape-format LCD panels as
portrait-format LCD panels
• Power control function
• A unified memory architecture
is adopted for the LCD controller
so the image data for display is
stored in system memory
■ Ethernet MAC
• MAC (Media Access Control) functions
– Data frame assembly/disassembly
(IEEE802.3-compliant frame)
– CSMA/CD link management
(collision avoidance, processing in case of collision)
– CRC/PAD processing
– Built-in FIFO (2KB for Tx, 2KB for Rx)
– Supports full-duplex and half-duplex
transmission/reception
– Short packets/long packets
• Compatible with MII (Media Independent Interface)
standard
– Converts 8-bit data stream from MAC layer to MII nibble
data stream (4 bits)
– Station management (STA) functions
– 18 TTL-level signals (5V or 3.3V interface)
– Variable transfer rate: 10/100Mbps
(based on PHY chip features)
• Magic Packet
™
(with wake-on-LAN output)
• CAM (Contents Addressable Memory) Interface
12
SuperH
®
Family of Microcontrollers & Microprocessors
Comentarios a estos manuales